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FPGA AS A PART OF MS WINDOWS CONTROL
ENVIRONMENT
The attention is focused on the Windows operating system (OS) used as a control and mea-
surement environment. Windows OS due to extensions becomes a real-time OS (RTOS).
Beneﬁts and drawbacks of typical software extensions are compared. As far as hardware
solutions are concerned the ﬁeld programmable gate arrays FPGA technology is proposed to
ensure fast time-critical operations. FPGA-based parallel execution and hardware implemen-
tation of the data processing algorithms signiﬁcantly outperform the classical microprocessor
operating modes. Suitability of the RTOS for a particular application and FPGA hardware
maintenance is studied.
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FPGA JAKO CZĘŚĆ ŚRODOWISKA STEROWANIA MS WINDOWS
Uwagę skupiono na Windows – systemie operacyjnym (OS) użytym jako środowisko po-
miarów i sterowania. Windows OS, dzięki rozszerzeniom, staje się systemem operacyjnym
czasu rzeczywistego (RTOS). Porównano wady i zalety typowych programowych rozszerzeń.
W przypadku sprzętowych rozwiązań, proponuje się użycie technologii FPGA, by wykonać
szybkie, krytyczne czasowo operacje. Równoległe wykonanie algorytmu oparte na technologii
FPGA i sprzętowa implementacja algorytmów przetwarzania danych w sposób znaczący prze-
wyższają klasyczne mikroprocesorowe tryby pracy. Badane są: dostosowanie oraz użyteczność
RTOS dla wybranych aplikacji i rozwiązania sprzętowe wykorzystujące technologię FPGA.
Słowa kluczowe: rozszerzenie MS Windows, miękkie systemy operacyjne czasu rzeczywis-
tego, sterowniki oparte na technologii FPGA
1. Introduction
MS Windows is widely used operating system. A great number of users insist to
apply MS Windows in real-time control applications. In many cases the systems
work satisfactory, however they may not meet the safety time-critical requirements.
If these requirements are realised in a programming manner (under an operating
system) then the shortest critical times are deﬁned to be a few or tens microseconds
usually. Due to the reconﬁgured FPGA chips we can reduce these times to a few or
tens nanoseconds.
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2. MS WINDOWS and its extensions
As far as a real-time operation is concerned threeWindows environments are tested
and compared. In fact, one would rather call it ”a soft real-time” [4]. The following
Window applications are examined:
• excited by Windows timer message (WM Timer),
• excited by multimedia event timer,
• Real-Time Windows Target (RTWT).
To perform the tests we need a time reference for the measurements. Software
timers are not accurate they introduce unpredictable overhead to the measurements.
Fortunately, we can use the 40 MHz clock available at the RT-DAC4/PCI board [2].
To measure the accuracy of the timer events the periodic tasks are started in each
investigated environments. The only goal of these tasks is read the 40 MHz timer. The
timer values serve as the time stamps and allow to estimate the jitter of the periodic
task.
The ﬁrst experiments related toWindows timer message have been tested. The
periods of the timer is set to 100 ms or 10 ms. For both experiments the several
individual tasks were running concurrently. It means that during the experiments MS
Windows was heavy loaded.
The results in the form of histograms are shown in Figure 1.
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Fig. 1. Windows application excited by WM Timer: a) 100ms-sampling
period; b) 10ms-sampling period
There are two mean values: 109.9601 ms and 15.7571ms. These values are far
away from the desired values: 100ms and 10ms. Such an operation is not acceptable
for the control purpose. It shows that the time taken for the system to switch from
a given task to the task triggered by the timer message is signiﬁcantly large and does
not satisfy measurement and control requirements in the case when the sampling time
is below tens of milliseconds.
The next experiments correspond to the Windows application excited by mul-
timedia event timer. For example, this method is used by Real-time connection
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(RT-CON). The graphical results of two similar experiments of the sampling peri-
od equal to 10ms are shown below (see Fig. 2).
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Fig. 2.Windows application excited by multimedia event timer; similar experiments:
a) and b) 10ms-sampling period
The mean values are correct but a large jitter happens occasionally (even 25 ns).
The ﬁnal experiments correspond toWindows extended to RTWT. The graph-
ical results of two experiments excited by the sampling periods equal to 10ms and
1ms are given below (see Fig. 3).
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Fig. 3. Windows application extended to RTWT: a) 10ms-sampling period;
b) 1ms-sampling period
The mean values are correct. We observe a small jitter. This solution works
perfectly except that it does not support majority of the Windows API functions.
For example, USB protocol.
The beneﬁts and drawbacks of the presented experiments are summarized in
Table 1. One can notice that it is hard to ﬁnd an ideal omnipotent solution. In the
two ﬁrst cases to access I/O memory space one needs to apply a dedicated driver. In
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the RTWT case which seems to be the most suitable tool almost all the Windows
API functions are not supported.
We can create add-on functionality via extensions to MS Windows which may
improve to a large extent responsiveness of originalWindows. The primary goal is to
minimize pre-emptive and interrupt latency. Unfortunately Microsoft kernels do not
provide deterministic response.
Table 1
Beneﬁts and drawbacks of the presented MS Windows environments
Beneﬁts Drawbacks
The Windows
application
excited by
Windows timer
message
WM Timer
Each Windows are supported
by the MFC library. All
functions from the Windows
application programmer
interface (API) operates
properly
The average jitter is acceptable.
I/O memory space is available
due to drivers only
The Windows
application
excited by
multimedia event
timer
The average jitter is acceptable.
Nearly all functions from
Windows API operates
properly For example, support
for USB
A large jitter happens
occasionally. I/O memory space
is available due to dedicated
I/O drivers only
Real-Time
Windows
Target RTWT
Small jitter. Very good time
stability
Almost every function from
Windows API is not
supported. I/O memory space is
available
3. FPGA based time-critical operations
The Field Programmable Gate Arrays (FPGA) contain a matrix of cells ready to be
conﬁgured by a user to satisfy a desired utility goal. The capacity of the FPGA chips
is high enough to implement user-designed processors. As far as the data processing
velocities are compared the FPGA-based parallel execution and hardware implemen-
tation of the data processing algorithms signiﬁcantly outperform the classical micro-
processor operating modes. High speed is achieved due to advanced technology and
through improved architecture, and supports system clock high rates (in our design
40 MHz). One has to remember that safety in control environment depends on a time
delay that the system responds to a critical event. In a FPGA-based system it means
25 ns or less (in a case of a higher than 40 MHz clock rate). If a PC-based system
is concerned the time delay is a few s. FPGA is hundreds or thousands times faster
due to its parallel operation and due to the fact that the processing algorithms are
implemented in hardware. Nevertheless high speed, it is hard to predict a worst-case
guaranteed performance because delays in FPGA logic cells are layout dependent.
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Critical part of a design are shift registers and counters. They should run faster ap-
proximately two thirds of the speciﬁed toggle rate.
Fig. 4. Block diagram of the RT-DAC4/PCI board (courtesy Inteco Ltd)
One can use a vast number of complex and advanced computer boards equipped
with FPGA. We focus our attention to RT-DAC4/PCI board (see Fig. 4) which
include two main elements: the PLX9030 PCI bridge and the FPGA chip [3]. The
bridge is the local data bus master responsible for data transfer between the PCI and
local bus. The local data bus is connected to the FPGA chip. Each analog and digital
I/O function of the board must be implemented as a logic part of the FPGA chip. By
the computer applications the RT-DAC4/PCI board is visible as a 64 double words
located in the I/O address space. An extra 64 double words I/O space is accessible if
interrupts are considered. The access to the board resources is done by the inp, inpw
and inpd or outp, outpw and outpd C-language instructions.
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The board can run at synchronous system clock rates of 40MHz applied to syn-
chronize user-designed logic. The clock signal (40 MHz) born at the board and con-
nected to the FPGA chip generates the local bus clock signal which is asynchronous
to the PCI bus clock and is independent to the PC microprocessor clock. It means
that FPGA works autonomously. Even the reset signal to the PC does not aﬀect the
FPGA operations. These features create a temptation to use an FPGA chip to be
applied as safety time-critical device.
To illustrate safety time-critical operations realized by an FPGA circuit the con-
trol of the 3D Crane laboratory system is examined (see Fig. 5). The system can be
used to develop even time-optimal control algorithms [5]. The real-time and free of
delays operation is guaranteed due to functionality embedded in the FPGA logic.
Fig. 5. Conﬁguration of the 3D Crane measurement, control and safety system
There are several critical constrains related to the crane construction and control.
It is strictly forbidden to go beyond the 3D Crane system ranges. The bridge and the
cart of the crane must remain inside their working space. The temperature and supply
voltage of the power ampliﬁer are permanently monitored and supervised. A violation
of an arbitrary constraint rule has to result in a fast (without a delay) reaction of
the system. These safety functionality is inserted (conﬁgured) directly in FPGA. It is
guaranteed that the system responds to a violation of rules within 25 nanoseconds.
Beside the critical safety rules the FPGA system is conﬁgured to become the interface
to sensors (encoders) and actuators (the PWM generators applied to control the DC
motors).
The controllers are build in Simulink equipped with the RTWT toolbox. These
controller generate controls and deﬁne parameters responsible for safety. In this way
one does not need to worry about control safety. Automatic (triggered) behaviors will
take place free of delays of the operating systems. The System on the Chip (SoC)
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conﬁguration shown in Figure 6 is an extended version of the conﬁguration shown in
Figure 5. The SoC approach characterizes reach functionality – it means that multiple
system components are placed on a single silicon chip [1]. The FPGA circuits contain
resources suﬃcient to implement microprocessors, operational memory, interfaces to
measurement and control signals, interfaces to communication channels, signal pro-
cessing blocks, etc. One can decompose tasks and implement them as programmes of
microprocessors or dedicated logic blocks. In peculiar, we can deﬁne the components
responsible for time-critical safety operations.
The main beneﬁt of FPGA is its reconﬁguration ﬂexibility. It might happens that
urgent modiﬁcations to a logic are required. In this case we can introduce them in
a very fast and relatively simple way. The modiﬁcations do not interfere in hardware!
Despite that this new implemented functionality is realised by the FPGA hardware.
Fig. 6. System on the Chip conﬁguration
4. Summary
MSWindows due to extensions becomes a real-time OS (RTOS). One has to remem-
ber that MS Windows equipped with extensions can manage to control simple lab-
oratory devices in real-time. However, it is not recommended to apply MSWindows
in time-critical industrial processes. In fact, to ensure safety time-critical operation
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the FPGA logic is proposed. A microprocessor conﬁgured in this logic responds to
time-critical events independently to the MSWindows operation.
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